



FIG. 2










BROWN 9-2 Serial No. 10/799,239 Ryan, Mason & Lewis, LLP; J. B. Ryan (516) 759-2722



OTPE COL

BROWN 9-2 Serial No. 10/799,239 Ryan, Mason & Lewis, LLP; J. B. Ryan (516) 759-2722






FIG. 6

ADDR DECODING FOR CRS FOR FE MAC RX

CHANNEL ADDR[1:0]	CHANNEL NIBBLE ADDR 1:0] ADDR	[3:0]	0 118	BIT 1	BIT 2	BIT 3
	0	CRS_C00_s	CRS_C0P0_s	CRS_COP1_s	CRS_C0P2_s	CRS_C0P3_s
	-	CRS_C01_s	CRS_COP4_s	CRS_C0P5_s	CRS_COP6_s	CRS_COP7_s
	0	CRS_C10_s	CRS_C1P0_s	CRS_C1P0_s CRS_C1P1_s	CRS_C1P2_s	CRS_C1P3_s
	_	CRS_C11_s	CRS_C1P4_s	CRS_C1P5_s	CRS_C1P6_s	CRS_C1P7_s
	0	CRS_C20_s	CRS_C2P0_s	CRS_C2P1_s	CRS_C2P2_s	CRS_C2P3_s
	-	CRS_C21_s	CRS_C2P4_s	CRS_C2P4_s CRS_C2P5_s	CRS_C2P6_s	CRS_C2P7_s
	0	CRS_C30_s	CRS_C3P0_s	CRS_C3P1_s	CRS_C3P2_s	CRS_C3P3_s
	1	CRS_C31_s	CRS_C3P4_s	CRS_C3P5_s	CRS_C3P6_s	CRS_C3P7_s

APR 2 6 2004 E

BROWN 9-2 Serial No. 10/799,239 Ryan, Mason & Lewis, LLP; J. B. Ryan (516) 759-2722







FIG. 8

ı						
:	S 118	BkRst_C0P3_s	BKRst_C0P7_s	BkRst_C1P3_s	BkRst_C1P7_s	NA
C RX	BIT 2	BkRst_C0P2_s	BkRst_C0P6_s	BkRst_C1P2_s	BkRst_C1P6_s	NA
E FOR 16 FE MA(BIT 1	BkRst_C0P1_s	BkRst_C0P5_s	BkRst_C1P1_s	BkRst_C1P5_s	NA
ADDR DECODING FOR BKRst FOR 16 FE MAC RX	BIT 0	BKRst_C00_s BKRst_C0P0_s BKRst_C0P1_s BKRst_C0P2_s BKRst_C0P3_s	BKRst_C01_s BKRst_C0P4_s BKRst_C0P5_s BKRst_C0P6_s BKRst_C0P7_s	BKRst_C10_s BKRst_C1P0_s BKRst_C1P1_s BKRst_C1P2_s BKRst_C1P3_s	BKRst_C11_s BKRst_C1P4_s BKRst_C1P5_s BKRst_C1P6_s BKRst_C1P7_s	NA
ADDR DE	[3:0]	BkRst_C00_s	BkRst_C01_s	BkRst_C10_s	BkRst_C11_s	NA
	NIBBLE ADDR	0	-	0	-	NA
	CHANNEL NIBBLE ADDR 1:0] ADDR	00	00	10	01	1X



8/12

FIG. 10

ADDR DECODER FOR A-N REGISTER INFORMATION

1					
NIBBLE [3:0]		BIT 0	BIT 1	BIT 2	BIT 3
00, 01, 10, 11 0, 1 AN_DO_s	S		TxLreg_s[0] TxLreg_s[1] TxLreg_s[2]	TxLreg_s[2]	TxLreg_s[3]
XData_s AN_D1_s		TxLreg_s[4]		TxLreg_s[5] TxLreg_s[6]	TxLreg_s[7]
Xconfig_s AN_D2_s		TxLreg_s[8]	TxLreg_s[9] TxLreg_s[10] TxLreg_s[11]	TxLreg_s[10]	TxLreg_s[11]
0 AN_D3_s			TxLreg_s[12]	TxLreg_s[14]	[15] [15]



9/12

FIG. 11





FIG. 12


CONTROL INFORMATION DECODE

Ctrl[2:0]	CONTROL TYPE
3'ь000	SYNC
3'ь001	CRS
3'ь010	AN_D
3'b011	FcTxOFF
3'b100	FI_On
3'b101	FI_0ff
3'b110	BkRst
3'b111	RESERVED









7IG. 14



12/12

	x+5	5,0000_00	SYNC	NA	NA	NA	NA	
FACE	7+X	5'b0_0001	 DATA	NA	NA	NA	4,00001	F0_C20_s
EXAMPLE WAVEFORM FOR T/R INTERFACE	£+x	5'b101_10	V)	HO_IA	CHANNEL 2	NA	AN	
LE WAVEFORM	x+2	5'b0_1010	DATA	۷N	۷N	0	4,91010	cRS_000_s
EXAMPI	x+1	5'b001_00	· CA	CRS	CHANNEL 0	NA	NA	
	CLOCK	M_DATA[4:0]	PHASE	DECODED CTRL	CHANNEL ADDR	NIBBLE A/C	DATA[3:0]	

EXAMPLE FOR A-N INFO ON T/R INTERFACE FOR CHANNEL 3, NIB ADDRESS 0

	9+x	2,9000_00	SYNC	NA	NA	NA	NA	
	x+5	5'b0_1101	DATA	NA	NA	0	4,51101	AN_D3_s
	x+4	5'b0_1110	DATA	NA	NA	XConfig_s	4'b1110	AN_02_s
	x+3	5'b1_0010	DATA	NA	NA	XData_s	4'b0010	AN_D1_s
-	x+2	5'b0_1010	DATA	N	AN	0	4'b1010	AN_DO_s
	x+1	5'b010_11	CA	N-A	CHANNEL 3	N	NA	
	CLOCK	M_DATA[4:0]	PHASE	DECODED CTRL	CHANNEL ADDR	NIBBLE A/C	DATA[3:0]	

FIG. 16